1. Austin Lesea. IP Security in FPGAs 2007. Austin Lesea. IP Security in FPGAs 2007.
2. Xilinx Inc. ISE Design Suite 14: Release Notes Installation and Licensing 2013. Xilinx Inc. ISE Design Suite 14: Release Notes Installation and Licensing 2013.
3. Xilinx Inc. Vivado Design Suite User Guide 2015. Xilinx Inc. Vivado Design Suite User Guide 2015.
4. IEEE Standard. 1735--2014 - IEEE Approved Draft Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP). https://standards.ieee.org/findstds/standard/1735--2014.html 2014. IEEE Standard. 1735--2014 - IEEE Approved Draft Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP). https://standards.ieee.org/findstds/standard/1735--2014.html 2014.
5. Government Electronics & Information Technology Association. EIA 682:1996 Edif Version 400 Electronic Design Interchange Format 1996. Government Electronics & Information Technology Association. EIA 682:1996 Edif Version 400 Electronic Design Interchange Format 1996.