Hardware microcontrol schemes using PLAs

Author:

Papachristou Christos A.

Abstract

Four new schemes for microprogram control design with programmable logic arrays (PLAs) are proposed. The general structure of the first three schemes consists of three units namely, the microcode memory (ROM), the microsequencer PLA, and a register-counter. The basic idea is to store only branching information, by means of control constructs or transactions, in the PLA(s). These transactions have simple jump-type or continue-type formats with only the jump being embedded in PLA(s). A more general structure, scheme 4, is also proposed with the objective to generate powerful transactions implementing complex control constructs, such as microsubroutines, nested microprogram loops, etc., in addition to multiway branch capability. These transactions contain horizontally formatted directive bits and, hence, they exhibit a measure of parrallelism. The aim is to transform the sequencing structure of a microprogram into a “program” composed of these transactions. However, a directive-driven processor is required to execute each transaction in order to produce the desired address.

Publisher

Association for Computing Machinery (ACM)

Reference49 articles.

1. An Introduction to Array Logic

2. Signetics Field Programmable Logic Arrays Sunnyvale California: Signetics 1975. Signetics Field Programmable Logic Arrays Sunnyvale California: Signetics 1975.

3. A high density programmable logic array chip;Wood R.A.;IEEE Trans. Computers

4. Logic design of programmable logic arrays;Kambayashi Y.;IEEE Trans. Computers

Cited by 7 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. VLSI-based Logic Synthesis;Lecture Notes in Electrical Engineering;2022

2. Control Algorithms and Finite State Machines;Lecture Notes in Electrical Engineering;2022

3. Structural Decomposition in FSM Synthesis;Lecture Notes in Electrical Engineering;2020

4. Linear Chains in FSMs;Logic Synthesis for Finite State Machines Based on Linear Chains of States;2017-06-25

5. Evolution of Programmable Logic;Lecture Notes in Electrical Engineering;2009

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3