Author:
Huang Chu-Yi,Chen Yen-Shen,Lin Youn-Long,Hsu Yu-Chin
Cited by
21 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Low Power Logic Obfuscation Through System Level Clock Gating;2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED);2023-08-07
2. Highly Parallel Linear Forest Extraction from a Weighted Graph on GPUs;Proceedings of the 51st International Conference on Parallel Processing;2022-08-29
3. A polynomial time exact solution to the bit-aware register binding problem;Proceedings of the 31st ACM SIGPLAN International Conference on Compiler Construction;2022-03-18
4. Formal Design Flows for Embedded IoT Hardware;Components and Services for IoT Platforms;2016-09-24
5. FPGA Synthesis and Physical Design;Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology;2016-04-14