DTRL: Decision Tree-based Multi-Objective Reinforcement Learning for Runtime Task Scheduling in Domain-Specific System-on-Chips

Author:

Basaklar Toygun1ORCID,Goksoy A. Alper1ORCID,Krishnakumar Anish1ORCID,Gumussoy Suat2ORCID,Ogras Umit Y.1ORCID

Affiliation:

1. University of Wisconsin - Madison, USA

2. Siemens Corporate Technology, USA

Abstract

Domain-specific systems-on-chip (DSSoCs) combine general-purpose processors and specialized hardware accelerators to improve performance and energy efficiency for a specific domain. The optimal allocation of tasks to processing elements (PEs) with minimal runtime overheads is crucial to achieving this potential. However, this problem remains challenging as prior approaches suffer from non-optimal scheduling decisions or significant runtime overheads. Moreover, existing techniques focus on a single optimization objective, such as maximizing performance. This work proposes DTRL, a decision-tree-based multi-objective reinforcement learning technique for runtime task scheduling in DSSoCs. DTRL trains a single global differentiable decision tree (DDT) policy that covers the entire objective space quantified by a preference vector. Our extensive experimental evaluations using our novel reinforcement learning environment demonstrate that DTRL captures the trade-off between execution time and power consumption, thereby generating a Pareto set of solutions using a single policy. Furthermore, comparison with state-of-the-art heuristic–, optimization–, and machine learning-based schedulers shows that DTRL achieves up to 9× higher performance and up to 3.08× reduction in energy consumption. The trained DDT policy achieves 120 ns inference latency on Xilinx Zynq ZCU102 FPGA at 1.2 GHz, resulting in negligible runtime overheads. Evaluation on the same hardware shows that DTRL achieves up to 16% higher performance than a state-of-the-art heuristic scheduler.

Funder

NSF CAREER

DARPA

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Software

Reference62 articles.

1. [n. d.]. CEDR - Compiler-integrated Extensible DSSoC Runtime. https://github.com/ua-rcl/CEDR. [Online; last accessed 15-May-2022.].

2. [n. d.]. DS3 Simulator. https://github.com/segemena/DS3.git. [Online; last accessed 19-March-2023.].

3. [n. d.]. RF Convergence: From the Signals to the Computer by Dr. Tom Rondeau (Microsystems Technology Office DARPA). https://futurenetworks.ieee.org/images/files/pdf/FirstResponder/Tom-Rondeau-DARPA.pdf. [Online; last accessed 19-March-2023.].

4. [n. d.]. ZCU102 Evaluation Board. https://www.xilinx.com/support/ documentation/boards_and_kits/zcu102/ug1182-zcu102-eval-bd.pdf Accessed 19 March 2023.

5. V12.8: User’s manual for CPLEX;International Business Machines Corporation,2009

Cited by 2 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3