Manhattan-diagonal routing in channels and switchboxes

Author:

Das Sandip1,Sur-Kolay Susmita1,Bhattacharya Bhargab B.1

Affiliation:

1. Indian Statistical Institute, Calcutta, India

Abstract

New techniques are presented for routing straight channels, L-channels, switchboxes, and staircase channels in a two-layer Manhattan-diagonal (MD) model with tracks in horizontal, vertical, and ± 45° directions. First, an O ( l.d ) time algorithm is presented for routing a straight channel of length l and density d with no cyclic vertical constraints . It is shown that the number of tracks h used by the algorithm for routing multiterminal nets satisfies dh ≤ ( d + 1). Second, an output-sensitive algorithm is reported that can route a channel with cyclic vertical constraints in O ( l.h ) time using h tracks, allowing overlapping of wire segments in two layers. Next, the routing problem for a multiterminal L-channel of length l and height h is solved by an O ( l.h ) time algorithm. If no cyclic vertical constraints exist, its time complexity reduces to O ( l.d ) where d is the density of the L-channel. Finally, the switchbox routing problem in the MD model is solved elegantly. These techniques, easily extendible to the routing of staircase channels, yield efficient solutions to detailed routing in general floorplans. Experimental results on benchmarks show significantly low via count and reduced wire length, thus establishing the superiority of MD routing to classical strategies. The proposed algorithms are also potentially useful for general non-Manhattan area routing and multichip modules (MCMs).

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference37 articles.

1. Nearly optimal algorithms and bounds for multilayer channel routing

2. Cataldo A. and Fuller B. 2001. Simplex Toshiba prep diagonal interconnect scheme. In EE Times June 4. Cataldo A. and Fuller B. 2001. Simplex Toshiba prep diagonal interconnect scheme. In EE Times June 4.

3. Channel routing by sorting;Chaudhary K.;IEEE Trans. Comput.-Aided Des.,1991

Cited by 4 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Hierarchical partitioning of VLSI floorplans by staircases;ACM T DES AUTOMAT EL;2007

2. Hierarchical partitioning of VLSI floorplans by staircases;ACM Transactions on Design Automation of Electronic Systems;2007-01

3. ON FINDING A STAIRCASE CHANNEL WITH MINIMUM CROSSING NETS IN A VLSI FLOORPLAN;Journal of Circuits, Systems and Computers;2004-10

4. Asynchronous Distributed Genetic Algorithm for Optimal Channel Routing;Computational and Information Science;2004

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3