Lx

Author:

Faraboschi Paolo1,Brown Geoffrey1,Fisher Joseph A.1,Desoli Giuseppe1,Homewood Fred2

Affiliation:

1. Hewlett-Packard Laboratories (Cambridge, MA)

2. STMicroelectronics (Cambridge, MA)

Abstract

Lx is a scalable and customizable VLIW processor technology platform designed by Hewlett-Packard and STMicroelectronics that allows variations in instruction issue width, the number and capabilities of structures and the processor instruction set. For Lx we developed the architecture and software from the beginning to support both scalability (variable numbers of identical processing resources) and customizability (special purpose resources). In this paper we consider the following issues. When is customization or scaling beneficial? How can one determine the right degree of customization or scaling for a particular application domain? What architectural compromises were made in the Lx project to contain the complexity inherent in a customizable and scalable processor family? The experiments described in the paper show that specialization for an application domain is effective, yielding large gains in price/performance ratio. We also show how scaling machine resources scales performance, although not uniformly across all applications. Finally we show that customization on an application-by-application basis is today still very dangerous and much remains to be done for it to become a viable solution.

Publisher

Association for Computing Machinery (ACM)

Reference15 articles.

1. Colwell R. O'Donnell J. Papworth D. and Rodman P. "Instruction Storage Method with a Compressed Format using a Mask Word" U.S. Patent 5057837 Oct. 1991. Colwell R. O'Donnell J. Papworth D. and Rodman P. "Instruction Storage Method with a Compressed Format using a Mask Word" U.S. Patent 5057837 Oct. 1991.

2. A VLIW architecture for a trace scheduling compiler

3. Trace Scheduling: A Technique for Global Microcode Compaction

4. IBM Corp. "CodePack Compression for PowerPC". Available as: http://www.chips.ibm.com/products/powerpc/ cores/cdpak.html IBM Corp. "CodePack Compression for PowerPC". Available as: http://www.chips.ibm.com/products/powerpc/ cores/cdpak.html

Cited by 21 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. SSA Form and Code Generation;SSA-based Compiler Design;2021-06-12

2. A Vector-Length Agnostic Compiler for the Connex-S Accelerator with Scratchpad Memory;ACM Transactions on Embedded Computing Systems;2020-11-30

3. SoMMA: A software-managed memory architecture for multi-issue processors;Microprocessors and Microsystems;2020-09

4. A Survey on Compiler Autotuning using Machine Learning;ACM Computing Surveys;2019-09-30

5. A customized and reconfigurable VLIW-based packet classifier on ρ-VEX;Journal of High Speed Networks;2016-06-02

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3