Affiliation:
1. University of Illinois at Urbana-Champaign
Abstract
Explicitly-Parallel Instruction Computing (EPIC) providesarchitectural features, including predication and explicitcontrol speculation, intended to enhance the compiler'sability to expose instruction-level parallelism (ILP) incontrol-intensive programs. Aggressive structural transformationsusing these features, though described in theliterature, have not yet been fully characterized in completesystems. Using the Intel Itanium 2 microprocessor,the SPECint2000 benchmarks and the IMPACT Compilerfor IA-64, a research compiler competitive with thebest commercial compilers on the platform, we providean in situ evaluation of code generated using aggressive,EPIC-enabled techniques in a reality-constrained microarchitecture.Our work shows a 1.13 average speedup(up to 1.50) due to these compilation techniques, relativeto traditionally-optimized code at the same inlining andpointer analysis levels, and a 1.55 speedup (up to 2.30) relativeto GNU GCC, a solid traditional compiler. Detailedresults show that the structural compilation approach providesbenefits far beyond a decrease in branch mispredictionpenalties and that it both positively and negatively impactsinstruction cache performance. We also demonstratethe increasing significance of runtime effects, such as datacache and TLB, in determining end performance and theinteraction of these effects with control speculation.
Publisher
Association for Computing Machinery (ACM)
Reference28 articles.
1. {1} D. Carmean "The Pentium 4 processor." Hot Chips 13 Stanford University Palo Alto CA August 2001. {1} D. Carmean "The Pentium 4 processor." Hot Chips 13 Stanford University Palo Alto CA August 2001.
2. {2} Intel Corporation Intel Itanium 2 Processor Reference Manual for Software Development Document Number 251110-001 June 2002. {2} Intel Corporation Intel Itanium 2 Processor Reference Manual for Software Development Document Number 251110-001 June 2002.
3. {3} J. Bharadwaj K. Menezes and C. McKinsey "Wavefront scheduling: Path based data representation and scheduling of subgraphs " in Proceedings of 32nd Annual International Symposium on Microarchitecture December 1999. {3} J. Bharadwaj K. Menezes and C. McKinsey "Wavefront scheduling: Path based data representation and scheduling of subgraphs " in Proceedings of 32nd Annual International Symposium on Microarchitecture December 1999.
4. The Intel IA-64 compiler code generator
5. The superblock: An effective technique for VLIW and superscalar compilation
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献