Understanding Reduced-Voltage Operation in Modern DRAM Devices

Author:

Chang Kevin K.1,Yağlıkçı A. Giray1,Ghose Saugata1,Agrawal Aditya2,Chatterjee Niladrish3,Kashyap Abhijith1,Lee Donghyuk3,O'Connor Mike4,Hassan Hasan5,Mutlu Onur6

Affiliation:

1. Carnegie Mellon University, Pittsburgh, PA, USA

2. NVIDIA, Santa Clara, CA, USA

3. NVIDIA, Austin, TX, USA

4. NVIDIA and The University of Texas at Austin, Austin, TX, USA

5. ETH Zurich, Zurich, Switzerland

6. ETH Zurich and Carnegie Mellon University, Zurich, Switzerland

Abstract

The energy consumption of DRAM is a critical concern in modern computing systems. Improvements in manufacturing process technology have allowed DRAM vendors to lower the DRAM supply voltage conservatively, which reduces some of the DRAM energy consumption. We would like to reduce the DRAM supply voltage more aggressively, to further reduce energy. Aggressive supply voltage reduction requires a thorough understanding of the effect voltage scaling has on DRAM access latency and DRAM reliability. In this paper, we take a comprehensive approach to understanding and exploiting the latency and reliability characteristics of modern DRAM when the supply voltage is lowered below the nominal voltage level specified by DRAM standards. Using an FPGA-based testing platform, we perform an experimental study of 124 real DDR3L (low-voltage) DRAM chips manufactured recently by three major DRAM vendors. We find that reducing the supply voltage below a certain point introduces bit errors in the data, and we comprehensively characterize the behavior of these errors. We discover that these errors can be avoided by increasing the latency of three major DRAM operations (activation, restoration, and precharge). We perform detailed DRAM circuit simulations to validate and explain our experimental findings. We also characterize the various relationships between reduced supply voltage and error locations, stored data patterns, DRAM temperature, and data retention. Based on our observations, we propose a new DRAM energy reduction mechanism, called Voltron. The key idea of Voltron is to use a performance model to determine by how much we can reduce the supply voltage without introducing errors and without exceeding a user-specified threshold for performance loss. Our evaluations show that Voltron reduces the average DRAM and system energy consumption by 10.5% and 7.3%, respectively, while limiting the average system performance loss to only 1.8%, for a variety of memory-intensive quad-core workloads. We also show that Voltron significantly outperforms prior dynamic voltage and frequency scaling mechanisms for DRAM.

Funder

NSF

DOE

Publisher

Association for Computing Machinery (ACM)

Subject

General Medicine

Reference144 articles.

1. "Predictive Technology Model " 2007. "Predictive Technology Model " 2007.

2. "Ramulator " https://github.com/Carnegie Mellon University-SAFARI/ramulator 2015. "Ramulator " https://github.com/Carnegie Mellon University-SAFARI/ramulator 2015.

3. "DRAM Voltage Study " https://github.com/Carnegie Mellon University-SAFARI/DRAM-Voltage-Study 2017. "DRAM Voltage Study " https://github.com/Carnegie Mellon University-SAFARI/DRAM-Voltage-Study 2017.

4. Advanced Micro Devices Inc. "AMD Opteron 4300 Series Processors " http://www.amd.com/en-us/products/server/4000/4300. Advanced Micro Devices Inc. "AMD Opteron 4300 Series Processors " http://www.amd.com/en-us/products/server/4000/4300.

5. Advanced Micro Devices Inc. "BKDG for AMD Family 16h Models 00h-0Fh Processors " Oct. 2013. Advanced Micro Devices Inc. "BKDG for AMD Family 16h Models 00h-0Fh Processors " Oct. 2013.

Cited by 54 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Revisiting row hammer: A deep dive into understanding and resolving the issue;Microelectronics Reliability;2024-09

2. SmartOClock: Workload- and Risk-Aware Overclocking in the Cloud;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29

3. HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifiers with IC Imaging;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29

4. Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

5. Vertical Surrounding Gate Transistor for High Density and Low Voltage Operation in DRAM;IEEE Access;2024

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3