Armed Cats-Reference-Cited by-同舟云学术

Armed Cats

Published:2021-07 Issue:2 Volume:43 Page:1-54
ISSN:0164-0925
Container-title:ACM Transactions on Programming Languages and Systems
language:en
Short-container-title:ACM Trans. Program. Lang. Syst.

Author:

Alglave Jade¹,Deacon Will²,Grisenthwaite Richard²,Hacquard Antoine³,Maranget Luc⁴

Affiliation:

1. Arm Ltd and University College London

2. Arm Ltd

3. EPITA Research and Development Laboratory

4. INRIA

Abstract

We report on the process for formal concurrency modelling at Arm. An initial formal consistency model of the Arm achitecture, written in the cat language, was published and upstreamed to the herd+diy tool suite in 2017. Since then, we have extended the original model with extra features, for example, mixed-size accesses, and produced two provably equivalent alternative formulations. In this article, we present a comprehensive review of work done at Arm on the consistency model. Along the way, we also show that our principle for handling mixed-size accesses applies to x86: We confirm this via vast experimental campaigns. We also show that our alternative formulations are applicable to any model phrased in a style similar to the one chosen by Arm.

Publisher

Association for Computing Machinery (ACM)

Subject

Software

Link

https://dl.acm.org/doi/pdf/10.1145/3458926

Reference42 articles.

1. Arm Ltd. 2020. Arm released cat models. https://github.com/herd/herdtools7/tree/master/herd/libdir/arm-models. Arm Ltd. 2020. Arm released cat models. https://github.com/herd/herdtools7/tree/master/herd/libdir/arm-models.

2. Richard Gooch and Pekka Enberg. 2005. Linux Kernel Virtual File System (VFS). https://www.kernel.org/doc/html/latest/filesystems/vfs.html Richard Gooch and Pekka Enberg. 2005. Linux Kernel Virtual File System (VFS). https://www.kernel.org/doc/html/latest/filesystems/vfs.html

3. RISC-V. 2019. The RISC-V Instruction Set Manual Volume I: Unprivileged ISA. https://content.riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf. RISC-V. 2019. The RISC-V Instruction Set Manual Volume I: Unprivileged ISA. https://content.riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf.

4. Arm Ltd. 2020. Arm Memory Model. https://developer.arm.com/architectures/cpu-architecture/a-profile/memory-model-tool. Arm Ltd. 2020. Arm Memory Model. https://developer.arm.com/architectures/cpu-architecture/a-profile/memory-model-tool.

5. Arm Ltd. 2020. Armv8 for Armv8-A architecture profile. In Arm Architecture Reference Manual Vol. ARM DDI 0487F.c. https://developer.arm.com/docs/ddi0487/latest/arm-architecture-reference-manual-armv8-for-armv8-a-architecture-profile. Arm Ltd. 2020. Armv8 for Armv8-A architecture profile. In Arm Architecture Reference Manual Vol. ARM DDI 0487F.c. https://developer.arm.com/docs/ddi0487/latest/arm-architecture-reference-manual-armv8-for-armv8-a-architecture-profile.

Cited by 15 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. How Hard Is Weak-Memory Testing?;Proceedings of the ACM on Programming Languages;2024-01-05

2. An Axiomatic Basis for Computer Programming on the Relaxed Arm-A Architecture: The AxSL Logic;Proceedings of the ACM on Programming Languages;2024-01-05

3. Static Analysis of Memory Models for SMT Encodings;Proceedings of the ACM on Programming Languages;2023-10-16

4. Dynamic Partial Order Reduction Based on Interference Solution;2023-09-18

5. Putting Weak Memory in Order via a Promising Intermediate Representation;Proceedings of the ACM on Programming Languages;2023-06-06