The CURE

Author:

Naresh Vignyan Reddy Kothinti1,Gope Dibakar2,Lipasti Mikko H.2

Affiliation:

1. Qualcomm Technologies Incorporated

2. University of Wisconsin Madison, WI, USA

Abstract

VLIW processors typically deliver high performance on limited budget making them ideal for a variety of communication and signal processing solutions. These processors typically need large multi-ported register files that can have side effects of increased cycle time and high power consumption. The access delay and energy of these register files can also become prohibitive when increasing the register count or the access ports, thus limiting the overall performance of the processor. Most prior art circumvent this problem by using multiple clusters with private register files, to lower the access delay and reduce energy consumption. However, clustering artifacts, like increased inter--cluster communication operations and spill-recovery code, result in a performance penalty. This paper proposes CURE — a novel technique to considerably reduce the negative effects of clustering. CURE augments the ISA to expose the communication registers to the compilers to increase availability of architectural register state to all functional units. The inter--cluster communication operations are integrated into regular ALU and memory operations to improve instruction encoding efficiency. We also propose a new code scheduling heuristic to handle the ISA changes, and to realize the improvements in processor’s performance and energy consumption. Our quantitative analysis estimates that CURE, when compared to the baseline 8--issue uni--cluster processor, boosts average performance by 61% while reducing the average register dynamic energy by 77%.

Funder

National Science Foundation

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Software

Reference41 articles.

1. Alex Aletà Josep M. Codina Antonio González and David Kaeli. 2003. Instruction replication for clustered microarchitectures. In MICRO-36. Alex Aletà Josep M. Codina Antonio González and David Kaeli. 2003. Instruction replication for clustered microarchitectures. In MICRO-36.

2. Alex Aletà Josep M. Codina Jesús Sánchez and Antonio González. 2001. Graph-partitioning based instruction scheduling for clustered processors. In MICRO-34. Alex Aletà Josep M. Codina Jesús Sánchez and Antonio González. 2001. Graph-partitioning based instruction scheduling for clustered processors. In MICRO-34.

3. Alex Aletà Josep M. Codina Jesús Sánchez Antonio González and David Kaeli. 2002. Exploiting pseudo-schedules to guide data dependence graph partitioning. In PACT. Alex Aletà Josep M. Codina Jesús Sánchez Antonio González and David Kaeli. 2002. Exploiting pseudo-schedules to guide data dependence graph partitioning. In PACT.

4. R. Balasubramonian S. Dwarkadas and D. H. Albonesi. 2001. Reducing the complexity of the register file in dynamic superscalar processors. In MICRO-34. R. Balasubramonian S. Dwarkadas and D. H. Albonesi. 2001. Reducing the complexity of the register file in dynamic superscalar processors. In MICRO-34.

5. A. Capitanio N. Dutt and A. Nicolau. 1992. Partitioned Register Files For VLIWs: A preliminary analysis of tradeoffs. In MICRO-25. A. Capitanio N. Dutt and A. Nicolau. 1992. Partitioned Register Files For VLIWs: A preliminary analysis of tradeoffs. In MICRO-25.

Cited by 3 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3