NNest-Reference-Cited by-同舟云学术

NNest

Published:2018-07-23 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the International Symposium on Low Power Electronics and Design
language:
Short-container-title:

Author:

Ke Liu¹,He Xin¹,Zhang Xuan¹

Affiliation:

1. Washington University in St. Louis

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3218603.3218647

Reference24 articles.

1. A. Krizhevsky etal 2012. ImageNet classification with deep convolutional neural networks. NIPS (2012) 1097--1105. A. Krizhevsky et al. 2012. ImageNet classification with deep convolutional neural networks. NIPS (2012) 1097--1105.

2. Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators

3. C. Zhang etal 2015. Optimizing FPGA-based accelerator design for deep convolutional neural networks. FPGA (2015) 161--170. 10.1145/2684746.2689060 C. Zhang et al. 2015. Optimizing FPGA-based accelerator design for deep convolutional neural networks. FPGA (2015) 161--170. 10.1145/2684746.2689060

4. Caffeine

5. Eric Chung etal 2017. Accelerating Persistent Neural Networks at Datacenter Scale. In Hotchip. Eric Chung et al. 2017. Accelerating Persistent Neural Networks at Datacenter Scale. In Hotchip.

Cited by 18 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A design space exploration framework for deployment of resource-constrained deep neural networks;Real-Time Image Processing and Deep Learning 2024;2024-06-07

2. TileFlow: A Framework for Modeling Fusion Dataflow via Tree-based Analysis;56th Annual IEEE/ACM International Symposium on Microarchitecture;2023-10-28

3. An Evaluation and Architecture Exploration Engine for CNN Accelerators through Extensive Dataflow Analysis;2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC);2023-10-16

4. Optimization of AI SoC with Compiler-assisted Virtual Design Platform;Proceedings of the 2023 International Symposium on Physical Design;2023-03-26

5. Explainable-DSE: An Agile and Explainable Exploration of Efficient HW/SW Codesigns of Deep Learning Accelerators Using Bottleneck Analysis;Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 4;2023-03-25