Affiliation:
1. Rice University, Houston, TX
Abstract
This paper presents Spinach, a new simulator toolset specifically designed to target programmable network interface architectures. Spinach models both system components that are common to all programmable environments (e.g., ALUs, control and data paths, registers, instruction processing) and components that are specific to the embedded systems and network interface environments (e.g., software-controlled scratchpad memory, hardware assists for DMA and medium access control).Spinach is built on the Liberty Simulation Environment (LSE) and exploits LSE's modularity to support easy reconfiguration of programmable network interface cards (NICs) and embedded systems, enabling wide design space exploration with little or no code variation. For example, the same underlying C code is used whether supporting a uniprocessor Gigabit network interface, a multiprocessor Gigabit interface, or a multiprocessor 10 Gigabit interface with a highly heterogeneous memory system. The only difference is in a small number of lines of high-level scripting code used to configure the various modules into a simulation model.Spinach is validated by modeling the Tigon-2 programmable Ethernet controller by Alteon Websystems running actual Ethernet processing firmware and by comparing the reported results to actual hardware benchmarks. Spinach is then used to obtain new insights about the performance of Gigabit and 10 Gigabit network interfaces.
Publisher
Association for Computing Machinery (ACM)
Subject
Computer Graphics and Computer-Aided Design,Software
Reference20 articles.
1. Alteon Networks. Tigon/PCI Ethernet Controller August 1997. Revision 1.04. Alteon Networks. Tigon/PCI Ethernet Controller August 1997. Revision 1.04.
2. Alteon WebSystems. Gigabit Ethernet/PCI Network Interface Card: Host/NIC Software Interface Definition July 1999. Revision 12.4.13. Alteon WebSystems. Gigabit Ethernet/PCI Network Interface Card: Host/NIC Software Interface Definition July 1999. Revision 12.4.13.
3. Characterizing processor architectures for programmable network interfaces
4. The performance impact of flexibility in the Stanford FLASH multiprocessor
5. A TCP offload accelerator for 10 Gb/s ethernet in 90-nm CMOS
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. ReNIC;ACM Transactions on Architecture and Code Optimization;2012-01
2. Parallel Programmable Ethernet Controllers: Performance and Security;IEEE Network;2007
3. Achieving Structural and Composable Modeling of Complex Systems;International Journal of Parallel Programming;2005-06
4. An Efficient Programmable 10 Gigabit Ethernet Network Interface Card;11th International Symposium on High-Performance Computer Architecture