Affiliation:
1. Fujitsu Laboratories, Kawasaki, Japan
Abstract
A general purpose Cellular Array Processor(CAP) with distributed frame buffers for fast parallel subimage generation has been developed. CAP consists of many processor elements called cells. A cell has video memory for subimage storage, a window controller to map each subimage to an area on the monitor screen, and communication devices, in addition to ordinary microcomputer components such as MPU, RAM, and ROM. Image data in a cell is directly displayed via the video bus. The mapping pattern and the position on the screen of subimages can be changed dynamically. Various hidden surface algorithms can be implemented in CAP using mapping patterns appropriate for the algorithm.Our goal is an efficient interactive visual solid modeler. We adopted a general CSG hidden
surface algorithm that enables display of both
Boundary representation and Constructive Solid Geometry. A technique for hidden surface removal of general CSG models, requiring less memory space for large models in many cases, has been proposed. This technique subdivides the model into submodels by dividing the CSG tree at union nodes. Imagse of each submodel are generated by a CSG or a z-buffer algorithm. If a submodel is just a primitive, it is processed by the z-buffer algorithm, otherwise by the CSG algorithm. Hidden surface removal between submodels is done by comparing the z values for each pixel which are saved in the z-buffer.
Publisher
Association for Computing Machinery (ACM)
Subject
Computer Graphics and Computer-Aided Design,General Computer Science
Reference18 articles.
1. Parallel processing techniques for hidden surface removal
2. A parallel scan conversion algorithm with anti-aliasing for a general-purpose ultracomputer
3. Fuchs H. and Johnson B.W.: "An Expandable Multiprocessor Architecture for Video Graphics(Preliminary Report) " IEEE 6th conf. on Computer Architecture(1979) pp. 58-67. 10.1145/800090.802893 Fuchs H. and Johnson B.W.: "An Expandable Multiprocessor Architecture for Video Graphics(Preliminary Report) " IEEE 6th conf. on Computer Architecture(1979) pp. 58-67. 10.1145/800090.802893
4. Parke F.I. :"Simulation and Expected Performance Analysis of Multi Processor Z- Buffer System "ACM Computer Graphics(Jul.1980) pp.48-56. 10.1145/800250.807467 Parke F.I. :"Simulation and Expected Performance Analysis of Multi Processor Z- Buffer System "ACM Computer Graphics(Jul.1980) pp.48-56. 10.1145/800250.807467
5. Fuchs H. and Poulton J.: "Pixel-Planes: A VLSI-Oriented Design for a Raster Graphics Engine VLSI Design No.3 ~ 98~ pp. 20-28. Fuchs H. and Poulton J.: "Pixel-Planes: A VLSI-Oriented Design for a Raster Graphics Engine VLSI Design No.3 ~ 98~ pp. 20-28.
Cited by
28 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献