1. Filipp Akopyan et al. 2015. TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2015).
2. Alfio Di Mauro et al. 2022. SNE: an Energy-Proportional Digital Accelerator for Sparse Event-Based Convolutions. In Design, Automation & Test in Europe Conference & Exhibition (DATE).
3. Angelo Garofalo et al. 2019. PULP-NN: A Computing Library for Quantized Neural Network inference at the edge on RISC-V Based Parallel Ultra Low Power Clusters. In 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS).
4. Liangzhen Lai et al. 2018. CMSIS-NN: Efficient Neural Network Kernels for Arm Cortex-M CPUs. (2018).
5. Jeong-Jun Lee et al. 2022. Parallel Time Batching: Systolic-Array Acceleration of Sparse Spiking Neural Computation. In IEEE International Symposium on High-Performance Computer Architecture (HPCA).