AmLuCEP: Am algamating LU T-based C ompression and Adaptive Encoding Assisted Block P lacement To Improve Lifetime of PCM-based Main Memories

Author:

Nath Arijit1ORCID,Kapoor Hemangee K.2ORCID

Affiliation:

1. Computer Science and Engineering, Indian Institute of Information Technology Guwahati, Guwahati, India

2. IIT Guwahati, Guwahati, India

Abstract

With the rising demands for high capacity memory and poor scalability of the existing DRAM-based main memories, the emerging Non-volatile memories captures higher attention due to their high density and low leakage power consumption. However, the possible consideration of such memories as alternatives of DRAM is largely hindered by their intrinsic drawbacks like high write latency, high write energy and low write endurance. In this paper, we propose an integrated solution by combining the effect of compression and encoding assisted block placement to improve lifetime of NVMs. We have developed a compression technique called LUT_Comp by exploiting the word-level redundancy present in the words of the incoming cache blocks to NVM. LUT_Comp remains effective in reducing bit-flips in NVMs by offering a balance in compression ratio and coverage. Additionally, we also propose an encoding based block placement policy that places the compressed blocks in the appropriate half within the memory. The integrated approach of compression and block placement termed AmLuCEP offers a uniform bit-flips distribution while further reducing bit-flips in NVM. Experimental results show that AmLuCEP reduces bit-flips by 54%, 42%, 37%, 21%; energy consumption by 41%, 28%, 24%, 13%; and improves lifetime by 57%, 40%, 38%, 21% over baseline and the existing techniques READ [38], COEF [39] and SELEC [13], respectively.

Publisher

Association for Computing Machinery (ACM)

Reference47 articles.

1. Targeting inter set write variation to improve the lifetime of non-volatile cache using fellow sets

2. Silent Shredder

3. Seungcheol Baek et al. 2012. A Dual-phase Compression Mechanism for Hybrid DRAM/PCM Main Memory Architectures. In GLSVLSI (Salt Lake City, Utah, USA). ACM, New York, NY, USA, 345–350.

4. C Bienia et al. 2008. The PARSEC benchmark suite: Characterization and architectural implications. In PACT. 72–81.

5. The gem5 simulator

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3