Security Threats and Countermeasures in Three-Dimensional Integrated Circuits-Reference-Cited by-同舟云学术

Security Threats and Countermeasures in Three-Dimensional Integrated Circuits

Published:2017-05-10 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the on Great Lakes Symposium on VLSI 2017
language:
Short-container-title:

Author:

Dofe Jaya¹,Gu Peng²,Stow Dylan²,Yu Qiaoyan¹,Kursun Eren³,Xie Yuan²

Affiliation:

1. University of New Hampshire, Durham, NH, USA

2. University of California, Santa Barbara, CA, USA

3. Columbia University, New York, NY, USA

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3060403.3060500

Reference32 articles.

1. Three-dimensional integration: technology, use, and issues for mixed-signal applications

2. Y. Xie and J. Zhao Die-stacking Architecture.\hskip 1em plus 0.5em minus 0.4em\relax Morgan & Claypool Publishers 2015. Y. Xie and J. Zhao Die-stacking Architecture.\hskip 1em plus 0.5em minus 0.4em\relax Morgan & Claypool Publishers 2015.

3. Overview of 3D Architecture Design Opportunities and Techniques;Zhao J.;IEEE Design Test,2015

Cited by 17 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. System technology co-optimization for advanced integration;Nature Reviews Electrical Engineering;2024-09-02

2. DHRCA: A Design of Security Architecture Based on Dynamic Heterogeneous Redundant for System on Wafer;IET Information Security;2024-04-12

3. On Hardware Security and Trust for Chiplet-Based 2.5D and 3D ICs: Challenges and Innovations;IEEE Access;2024

4. Secure Heterogeneous Integration;Hardware Security;2024

5. TREEHOUSE: A Secure Asset Management Infrastructure for Protecting 3DIC Designs;IEEE Transactions on Computers;2023-08-01