1. Y. Cao and al, "Effects of global Interconnect Optimizations on Performance Estimation of deep Submicron Design"in IEEE/ACM, (ICCAD2000), San Jose, CA, USA, 5--9 November 2000; pp. 56--61
2. S. Katkoori and S. Alupoaei, "RT-level Interconnect Optimization in DSM Regime" in Proceedings of the IEEE Computer Society Workshop VLSI, 2000, Orlando, FL, USA, 27--28 April 2000, pp. 143--148
3. L. Entrena and al, "Logic Optimization of Unidirectional Circuits with Structural Methods" in Proceedings of the Seventh International on-Line Testing Workshop, Taormina, Italy, 9--11 July 2001; pp. 43--47.
4. E. S. Millan and al, "On the Optimization Power of Redundancy Addition and Removal for Sequential Logic Optimization" in Proceedings of the Euromicro Symposium on Digital Systems, Design, Warszawa, Poland, 4--6 September 2001; pp. 292--299.
5. S. Borkar, "Electronics beyond nanoscale CMOS" ACM/IEEE DAC, pp. 807--808, 2006.