1. Deadlock-Free Message Routing in Multiprocessor Interconnection Networks
2. The Torus Routing Chip;Dally W.;Department of Computer Science, California Institute of Tecbnology, Technology Report,1986
3. The Indirect Binary n-Cube Microprocessor Array
4. J. Peterson J. Tuazon. M. Pniel. and D. Lieberman. "The Mark 111 Hypercube Ensemble Concurrent Computer " Proc. of the 1985 International Conf. on Parallel Processing J. Peterson J. Tuazon. M. Pniel. and D. Lieberman. "The Mark 111 Hypercube Ensemble Concurrent Computer " Proc. of the 1985 International Conf. on Parallel Processing
5. On . Class of Multistage lnterconoeetion Network;Wu C.;IEEE Trans. on Computer,1980