Comparative Analysis of Dynamic Power Consumption of Parallel Prefix Adder

Author:

Brzozowski Ireneusz1ORCID

Affiliation:

1. AGH University of Science and Technology, Kraków, Poland

Abstract

The Newcomb-Benford law, also known as Benford's law, is the law of anomalous numbers stating that in many real-life numerical datasets, including physical and statistical ones, numbers have a small initial digit. Numbers irregularity observed in nature leads to the question, is the arithmetical-logical unit, responsible for performing calculations in computers, optimal? Are there other architectures, not as regular as commonly used Parallel Prefix Adders, that can perform better, especially when operating on the datasets that are not purely random, but irregular? In this article, structures of a propagate-generate tree are compared including regular and irregular configurations—various structures are examined: regular, irregular, with gray cells only, with both gray and black, and with higher valency cells. Performance is evaluated in terms of energy consumption. The evaluation was performed using the extended power model of static CMOS gates. The model is based on changes of vectors, naturally taking into account spatio-temporal correlations. The energy parameters of the designed cells were calculated on the basis of electrical (Spice) simulation. Designs and simulations were done in the Cadence environment and calculations of the power dissipation were performed in MATLAB. The results clearly show that there are PPA structures that perform much better for a specific type of numerical data. Negligent design can lead to an increase greater than two times of power consumption. The novel architectures of PPA described in this work might find practical applications in specialized adders dealing with numerical datasets, such as, for example, sine functions commonly used in digital signal processing.

Funder

Polish Ministry of Science and Higher Education

Publisher

Association for Computing Machinery (ACM)

Reference44 articles.

1. N. H. E. Weste and K. Eshraghian. 1993. Principles of CMOS VLSI Design (2nd ed.). Addison-Wesley.

2. Performance analysis of low-power 1-bit CMOS full adder cells

3. A. Bazzazi, A. Mahini, and J. Jelini. 2012. Low power full adder using 8t structure. In Proceedings of the International Multi Conference of Engineers and Computer Scientists (IMECS ’12). 1190–1194.

4. N. Bandi, R. Ramavath, and S. K. Meda. 2020. Design and analysis of PTL based basic gates and adder with improved performance. In Proceedings of the 5th Intermational Conference on Recent Trends on Electronics, Information, Communication and Technology (RTEICT ’20). 184–188.

5. Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3