The Predictable Execution Model in Practice

Author:

Forsberg Björn1,Solieri Marco2,Bertogna Marko2,Benini Luca3,Marongiu Andrea2

Affiliation:

1. ETH Zürich, Switzerland

2. University of Modena and Reggio Emilia, Italy

3. ETH Zürich, Switzerland and University of Bologna, Italy

Abstract

Adoption of multi- and many-core processors in real-time systems has so far been slowed down, if not totally barred, due do the difficulty in providing analytical real-time guarantees on worst-case execution times. The Predictable Execution Model (PREM) has been proposed to solve this problem, but its practical support requires significant code refactoring, a task better suited for a compilation tool chain than human programmers. Implementing a PREM compiler presents significant challenges to conform to PREM requirements, such as guaranteed upper bounds on memory footprint and the generation of efficient schedulable non-preemptive regions. This article presents a comprehensive description on how a PREM compiler can be implemented, based on several years of experience from the community. We provide accumulated insights on how to best balance conformance to real-time requirements and performance and present novel techniques that extend the applicability from simple benchmark suites to real-world applications. We show that code transformed by the PREM compiler enables timing predictable execution on modern commercial off-the-shelf hardware, providing novel insights on how PREM can protect 99.4% of memory accesses on random replacement policy caches at only 16% performance loss on benchmarks from the PolyBench benchmark suite. Finally, we show that the requirements imposed on the programming model are well-aligned with current coding guidelines for timing critical software, promoting easy adoption.

Funder

Horizon 2020 Framework Programme

Electronic Components and Systems for European Leadership

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Software

Reference41 articles.

1. Cache locking content selection algorithms for ARINC-653 compliant RTOS;Aurora Dugo Alexy Torres;ACM Trans. Embed. Comput. Syst.,2019

2. Predictable shared cache management for multi-core real-time virtualization;Kim Hyoseung;ACM Trans. Embed. Comput. Syst.,2017

3. BWLOCK: A Dynamic Memory Access Control Framework for Soft Real-Time Applications on Multicore Platforms

4. REAL: REquest arbitration in last level caches;Tiwari Sakshi;ACM Trans. Embed. Comput. Syst.,2019

Cited by 1 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. TASP: Enabling Time-Triggered Task Scheduling in TSN-Based Mixed-Criticality Systems;2022 IEEE/ACM 30th International Symposium on Quality of Service (IWQoS);2022-06-10

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3