Automated Design of Chiplets-Reference-Cited by-同舟云学术

Automated Design of Chiplets

Published:2023-03-26 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2023 International Symposium on Physical Design
language:
Short-container-title:

Author:

Sangiovanni-Vincentelli Alberto¹^ORCID,Liang Zheng¹^ORCID,Zhou Zhe²^ORCID,Zhang Jiaxi²^ORCID

Affiliation:

1. University of California, Berkeley, Berkeley, CA, USA

2. Peking University, Beijing, China

Funder

Cadence Design Systems

National Research Foundation Singapore

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3569052.3578917

Reference48 articles.

1. Paul Alcorn. 2023. AMD Instinct MI300 Data Center APU Pictured Up Close: 13 Chiplets 146 Billion Transistors. https://www.tomshardware.com/news/amd-instinct-mi300-data-center-apu-pictured-up-close-15-chiplets-146-billion-transistors Retrieved January 05 2023 from Paul Alcorn. 2023. AMD Instinct MI300 Data Center APU Pictured Up Close: 13 Chiplets 146 Billion Transistors. https://www.tomshardware.com/news/amd-instinct-mi300-data-center-apu-pictured-up-close-15-chiplets-146-billion-transistors Retrieved January 05 2023 from

2. The IBM RISC System/6000 processor: Hardware overview

3. Networks on chips: a new SoC paradigm

4. Idan Burstein . 2021 . Nvidia Data Center Processing Unit (DPU) Architecture. In 2021 IEEE Hot Chips 33 Symposium (HCS). 1--20 . Idan Burstein. 2021. Nvidia Data Center Processing Unit (DPU) Architecture. In 2021 IEEE Hot Chips 33 Symposium (HCS). 1--20.

5. Bill Chang , Rajiv Kurian , Doug Williams , and Eric Quinnell . 2022 . DOJO: Super-Compute System Scaling for ML Training. In 2022 IEEE Hot Chips 34 Symposium (HCS). 1--45 . Bill Chang, Rajiv Kurian, Doug Williams, and Eric Quinnell. 2022. DOJO: Super-Compute System Scaling for ML Training. In 2022 IEEE Hot Chips 34 Symposium (HCS). 1--45.

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. MCMCF-Router: Multi-capacity Ordered Escape Routing Algorithms for Grid/Staggered Pin Array;ACM Transactions on Design Automation of Electronic Systems;2024-09-14

2. MORE-Router+: Multilayer Multi-capacity ORdered Escape Routing via Bus-oriented Layer Assignment;2024 25th International Symposium on Quality Electronic Design (ISQED);2024-04-03

3. A Comprehensive Survey on Federated Learning in the Healthcare Area: Concept and Applications;Computer Modeling in Engineering & Sciences;2024

4. Floorplet: Performance-Aware Floorplan Framework for Chiplet Integration;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023