Affiliation:
1. Infineon Technologies AG and Technical University of Munich, Munich, Germany
2. Technical University of Munich, Munich, Germany
Abstract
Driven by Moore’s law, the chip design complexity is steadily increasing. Electronic Design Automation (EDA) has been able to cope with the challenging very large-scale integration process, assuring scalability, reliability, and proper time-to-market. However, EDA approaches are time and resource demanding, and they often do not guarantee optimal solutions. To alleviate these, Machine Learning (ML) has been incorporated into many stages of the design flow, such as in placement and routing. Many solutions employ Euclidean data and ML techniques without considering that many EDA objects are represented naturally as graphs. The trending Graph Neural Networks (GNNs) are an opportunity to solve EDA problems directly using graph structures for circuits, intermediate Register Transfer Levels, and netlists. In this article, we present a comprehensive review of the existing works linking the EDA flow for chip design and GNNs. We map those works to a design pipeline by defining graphs, tasks, and model types. Furthermore, we analyze their practical implications and outcomes. We conclude by summarizing challenges faced when applying GNNs within the EDA design flow.
Funder
German Federal Ministry for Economic Affairs and Energy
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference72 articles.
1. Anthony Agnesina, Kyungwook Chang, and Sung Kyu Lim. 2020. VLSI placement parameter optimization using deep reinforcement learning. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’20). IEEE, 1–9.
2. Anthony Agnesina, Sai Surya Kiran Pentapati, and Sung Kyu Lim. 2020. A general framework for VLSI tool parameter optimization with deep reinforcement learning. In Proceedings of the 34th Conference on Neural Information Processing Systems Workshop on Machine Learning for Systems (NeurIPS’20). 1–6.
3. Tutu Ajayi and David Blaauw. 2019. OpenROAD: Toward a self-driving, open-source digital layout implementation tool chain. In Proceedings of Government Microcircuit Applications and Critical Technology Conference. National Science Foundation, 1105–1110.
4. GNN-RE: Graph Neural Networks for Reverse Engineering of Gate-Level Netlists
5. Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee, Andrew Waterman, Rimas Avižienis, John Wawrzynek, and Krste Asanović. 2012. Chisel: Constructing hardware in a scala embedded language. In Proceedings of the 49th Annual Design Automation Conference (DAC). Association for Computing Machinery, New York, NY, 1216–1225. 10.1145/2228360.2228584
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献