Author:
Roop Partha S.,Salcic Zoran,Dayaratne M.W. Sajeewa
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Logical Synchrony and the Bittide Mechanism;IEEE Transactions on Parallel and Distributed Systems;2024-11
2. The Design and Implementation of the Synchronous Language CÉU;ACM Transactions on Embedded Computing Systems;2017-11-30
3. Heterogeneous Reactive Architectures of Embedded Systems;Embedded Systems Design Based on Formal Models of Computation;2011
4. Worst Case Reaction Time Analysis of Concurrent Reactive Programs;Electronic Notes in Theoretical Computer Science;2008-06
5. Mapping esterel onto a multi-threaded embedded processor;ACM SIGPLAN Notices;2006-11