1. Shamani, Farid; Sevom, Vida Fakour; Ahonen, Tapani; Nurmi, Jari. Integration issues of a run-time configurable memory management unit to a RISC processor on FPGA [J]. Microprocessors and microsystems, 2017, Vol.49: 179-191.
2. FPGA-based LoongArch Five-stage Pipeline CPU
3. Multigranularity Space Management Scheme for Accelerating the Write Performance of In-Memory File Systems
4. Hongwei Yang; Dianfu Ma. Formal Design and Verification of Memory Management Unit Microprocessor [A]. 2019 IEEE 2nd International Conference on Computer and Communication Engineering Technology (CCET) [C], 2019.
5. Integrating an on-chip MMU into a highly pipelined architecture