1. Mohamed S. Abdelfattah, David Han, Andrew Bitar, Roberto DiCecco, Shane O’Connell, Nitika Shanker, Joseph Chu, Ian Prins, Joshua Fender, Andrew C. Ling, and Gordon R. Chiu. 2018. DLA: Compiler and FPGA overlay for neural network inference acceleration. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL’18). IEEE, 411–4117.
2. FFConv: An FPGA-based accelerator for fast convolution layers in convolutional neural networks;Ahmad Afzal;ACM Transactions on Embedded Computing Systems (TECS),2020
3. Aman Arora, Zhigang Wei, and Lizy K. John. 2020. Hamamu: Specializing FPGAs for ML applications by adding hard matrix multiplier blocks. In 2020 IEEE 31st International Conference on Application-specific Systems, Architectures and Processors (ASAP’20). IEEE, 53–60.
4. Layer normalization;Ba Jimmy Lei;arXiv preprint arXiv:1607.06450,2016
5. Mohammed Bahoura and Chan-Wang Park. 2011. FPGA-implementation of high-speed MLP neural network. In 2011 18th IEEE International Conference on Electronics, Circuits, and Systems. IEEE, 426–429.