Affiliation:
1. Universitat Politècnica de Catalunya-Barcelona, Barcelona, Spain
Abstract
The gap between processor and main memory performance increases every year. In order to overcome this problem, cache memories are widely used. However, they are only effective when programs exhibit sufficient data locality. Compile-time program transformations can significantly improve the performance of the cache. To apply most of these transformations, the compiler requires a precise knowledge of the locality of the different sections of the code, both before and after being transformed.Cache miss equations (CMEs) allow us to obtain an analytical and precise description of the cache memory behavior for loop-oriented codes. Unfortunately, a direct solution of the CMEs is computationally intractable due to its NP-complete nature.This article proposes a fast and accurate approach to estimate the solution of the CMEs. We use sampling techniques to approximate the absolute miss ratio of each reference by analyzing a small subset of the iteration space. The size of the subset, and therefore the analysis time, is determined by the accuracy selected by the user. In order to reduce the complexity of the algorithm to solve CMEs, effective mathematical techniques have been developed to analyze the subset of the iteration space that is being considered. These techniques exploit some properties of the particular polyhedra represented by CMEs.
Publisher
Association for Computing Machinery (ACM)
Cited by
15 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Leveraging LLVM's ScalarEvolution for Symbolic Data Cache Analysis;2023 IEEE Real-Time Systems Symposium (RTSS);2023-12-05
2. Warping cache simulation of polyhedral programs;Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation;2022-06-09
3. CARL: Compiler Assigned Reference Leasing;ACM Transactions on Architecture and Code Optimization;2022-03-17
4. An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories;IEEE Transactions on Computers;2019-08-01
5. Analytical modeling of cache behavior for affine programs;Proceedings of the ACM on Programming Languages;2018-01