Hi-fi playback-Reference-Cited by-同舟云学术

Hi-fi playback

Published:2015-06-13 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 42nd Annual International Symposium on Computer Architecture
language:
Short-container-title:

Author:

Zhang Chao¹,Sun Guangyu²,Zhang Xian¹,Zhang Weiqi¹,Zhao Weisheng³,Wang Tao²,Liang Yun²,Liu Yongpan⁴,Wang Yu⁵,Shu Jiwu⁵

Affiliation:

1. Peking University, Beijing, China

2. Peking University, Beijing, China and NUDT, Changsha, China

3. Beihang University, China

4. Tsinghua UniversityChina

5. Tsinghua University, China

Funder

Huawei Shannon Lab Project

Importation and Development of High-Caliber Talents Project of Beijing Municipal Institutions

National High-tech R\&D Program of China

National Natural Science Foundation of China

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/2749469.2750388

Reference47 articles.

1. "Amd eighth-generation processor architecture." ADVANCED MICRO DEVICES October 2001. {Online}. Available: http://intel80386.com/amd/k8_architecture.pdf "Amd eighth-generation processor architecture." ADVANCED MICRO DEVICES October 2001. {Online}. Available: http://intel80386.com/amd/k8_architecture.pdf

2. "Ultrasparc iv processor architecture overview technical whitepaper." SUN microsystems February 2004. {Online}. Available: http://laser.cbs.cnrs.fr/IMG/pdf/SUN-usiv-arch.pdf "Ultrasparc iv processor architecture overview technical whitepaper." SUN microsystems February 2004. {Online}. Available: http://laser.cbs.cnrs.fr/IMG/pdf/SUN-usiv-arch.pdf

3. "Intel pentium 4 processor on 90nm process datasheet." INTEL February 2005. {Online}. Available: http://download.intel.com/design/Pentium4/datashts/30056103.pdf "Intel pentium 4 processor on 90nm process datasheet." INTEL February 2005. {Online}. Available: http://download.intel.com/design/Pentium4/datashts/30056103.pdf

4. Energy-efficient cache design using variable-strength error-correcting codes

5. The gem5 simulator

Cited by 56 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. SPIMulator: A Spintronic Processing-in-memory Simulator for Racetracks;ACM Transactions on Embedded Computing Systems;2024-09-11

2. A Low-Cost Fault-Tolerant Racetrack Cache Based on Data Compression;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-08

3. Optimal synchronization with binary marker for segmented burst deletion errors;Digital Signal Processing;2024-05

4. Enhanced Positional SECDED: Achieving Maximal Double-Error Correction in Racetrack Memories;IEEE Transactions on Magnetics;2024-03

5. DownShift: Tuning Shift Reduction With Reliability for Racetrack Memories;IEEE Transactions on Computers;2023-09-01