Compiler and hardware support for reducing the synchronization of speculative threads

Author:

Zhai Antonia1,Steffan J. Gregory2,Colohan Christopher B.3,Mowry Todd C.4

Affiliation:

1. University of Minnesota, Minneapolis, MN

2. University of Toronto, Toronto, Canada

3. Google, Ann Arbor, Michigan

4. Carnegie Mellon University, Pittsburgh, Pennsylvania

Abstract

Thread-level speculation (TLS) allows us to automatically parallelize general-purpose programs by supporting parallel execution of threads that might not actually be independent. In this article, we focus on one important limitation of program performance under TLS, which stalls as a result of synchronizing and forwarding scalar values between speculative threads that would otherwise cause frequent data dependences and, hence, failed speculation. Using SPECint benchmarks that have been automatically transformed by our compiler to exploit TLS, we present, evaluate in detail, and compare both compiler and hardware techniques for improving the communication of scalar values. We find that through our dataflow algorithms for three increasingly aggressive instruction scheduling techniques, the compiler can drastically reduce the critical forwarding path introduced by the synchronization and forwarding of scalar values. We also show that hardware techniques for reducing synchronization can be complementary to compiler scheduling, but that the additional performance benefits are minimal and are generally not worth the cost.

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Information Systems,Software

Reference50 articles.

1. Akkary H. and Driscoll M. 1998. A Dynamic Multithreading Processor. In MICRO-31. Akkary H. and Driscoll M. 1998. A Dynamic Multithreading Processor. In MICRO-31.

2. Improving data-flow analysis with path profiles

3. Parallel programming with Polaris

4. Chang P. P. Warter N. J. Mahlke S. A. Chen W. Y. and Hwu W. W. 1991. Three superblock scheduling models for superscalar and superpipelined processors. Tech. Rept. CRHC-91-29 Center for Reliable and High-Performance Computing University of Illinois. Chang P. P. Warter N. J. Mahlke S. A. Chen W. Y. and Hwu W. W. 1991. Three superblock scheduling models for superscalar and superpipelined processors. Tech. Rept. CRHC-91-29 Center for Reliable and High-Performance Computing University of Illinois.

Cited by 8 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3