Runtime Slack Creation for Processor Performance Variability using System Scenarios
-
Published:2018-01-24
Issue:2
Volume:23
Page:1-23
-
ISSN:1084-4309
-
Container-title:ACM Transactions on Design Automation of Electronic Systems
-
language:en
-
Short-container-title:ACM Trans. Des. Autom. Electron. Syst.
Author:
Noltsis Michail1,
Rodopoulos Dimitrios2,
Zompakis Nikolaos3,
Catthoor Francky4,
Soudris Dimitrios3
Affiliation:
1. National Technical University of Athens and KU Leuven, Belgium
2. imec, Leuven, Belgium
3. National Technical University of Athens, Greece
4. imec and KU Leuven, Belgium
Abstract
Modern microprocessors contain a variety of mechanisms used to mitigate errors in the logic and memory, referred to as Reliability, Availability, and Serviceability (RAS) techniques. Many of these techniques, such as component disabling, come at a performance cost. With the aggressive downscaling of device dimensions, it is reasonable to expect that chip-wide error rates will intensify in the future and perhaps vary throughout system lifetime. As a result, it is important to reclaim the temporal RAS overheads in a systematic way and enable dependable performance. The current article presents a closed-loop control scheme that actuates processor’s frequency based on detected timing interference to ensure performance dependability. The concepts of slack and deadline vulnerability factor are introduced to support the formulation of a discrete time control problem. Default application timing is derived using the system scenario methodology, the applicability of which is demonstrated through simulations. Additionally, the proposed concept is demonstrated on a real platform and application: a Proportional-Integral-Differential controller, implemented within the application, actuates the Dynamic Voltage and Frequency Scaling (DVFS) framework of the Linux kernel to effectively reclaim temporal overheads injected at runtime. The current article discusses the responsiveness and energy efficiency of the proposed performance dependability scheme. Finally, additional formulation is introduced to predict the upper bound of timing interference that can be absorbed by actuating the DVFS of any processor and is also validated on a representative reduction to practice.
Funder
EC
Thales Communications 8 Security, France
Material Transfer Agreement between ICCS, Greece and Intel Corporation
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference48 articles.
1. Graceful Degradation Reliability
2. Feedback performance control in software services;Abdelzaher T. F.;IEEE Control Syst.,2003
3. Wolfgang Arden Michel Brillouët Patrick Cogez Mart Graef Bert Huizing and Reinhard Mahnkopf. 2010. “More-than-Moore” White Paper. International Technology Roadmap for Semiconductors. Retrieved from http://www.itrs.net/ITRS201999-2014Mtgs Presentations&Links/2010ITRS/IRC-ITRS-MtM-v23.pdf. Wolfgang Arden Michel Brillouët Patrick Cogez Mart Graef Bert Huizing and Reinhard Mahnkopf. 2010. “More-than-Moore” White Paper. International Technology Roadmap for Semiconductors. Retrieved from http://www.itrs.net/ITRS201999-2014Mtgs Presentations&Links/2010ITRS/IRC-ITRS-MtM-v23.pdf.
4. Dependable computing: From concepts to design diversity
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献