Affiliation:
1. University of California, San Diego, La Jolla, California
Abstract
We present RIFFA 2.1, a reusable integration framework for Field-Programmable Gate Array (FPGA) accelerators. RIFFA provides communication and synchronization for FPGA accelerated applications using simple interfaces for hardware and software. Our goal is to expand the use of FPGAs as an acceleration platform by releasing, as open source, a framework that easily integrates software running on commodity CPUs with FPGA cores. RIFFA uses PCI Express (PCIe) links to connect FPGAs to a CPU’s system bus. RIFFA 2.1 supports FPGAs from Xilinx and Altera, Linux and Windows operating systems, and allows multiple FPGAs to connect to a single host PC system. It has software bindings for C/C++, Java, Python, and Matlab. Tests show that data transfers between hardware and software can reach 97% of the achievable PCIe link bandwidth.
Publisher
Association for Computing Machinery (ACM)
Reference7 articles.
1. R. Brodersen A. Tkachenko and H. Kwok-Hay So. 2006. A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH. In CODES+ISSS’06. R. Brodersen A. Tkachenko and H. Kwok-Hay So. 2006. A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH. In CODES+ISSS’06.
2. SIRC: An Extensible Reconfigurable Computing Communication API
3. J. M III. 2009. Open Component Portability Infrastructure (OPENCPI). J. M III. 2009. Open Component Portability Infrastructure (OPENCPI).
4. RIFFA: A Reusable Integration Framework for FPGA Accelerators
Cited by
74 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Accelerating memory and I/O intensive HPC applications using hardware compression;Journal of Parallel and Distributed Computing;2024-11
2. Strega
: An HTTP Server for FPGAs;ACM Transactions on Reconfigurable Technology and Systems;2024-01-27
3. A 100Gbps-ready Low Latency on-Chip Router for FPGA clusters;2024 IEEE International Conference on Consumer Electronics (ICCE);2024-01-06
4. Dynamic and Partial Reconfiguration of FPGAs;Handbook of Computer Architecture;2024
5. DRAM Bender: An Extensible and Versatile FPGA-Based Infrastructure to Easily Test State-of-the-Art DRAM Chips;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-12