Affiliation:
1. Microsoft Quantum, Zürich, Switzerland
Abstract
The multiplicative depth of a logic network over the gate basis {∧ , ⊕ , ¬} is the largest number of ∧ gates on any path from a primary input to a primary output in the network. We describe a dynamic programming based logic synthesis algorithm to reduce the multiplicative depth of logic networks. It makes use of cut enumeration, tree balancing, and
exclusive sum-of-products (ESOP)
representations. Our algorithm has applications to cryptography and quantum computing, as a reduction in the multiplicative depth directly translates to a lower
T
-depth of the corresponding quantum circuit. Our experimental results show improvements in
T
-depth over state-of-the-art methods and over several hand-optimized quantum circuits, for instance, of AES, SHA, and floating-point arithmetic.
Publisher
Association for Computing Machinery (ACM)
Reference67 articles.
1. Luca Gaetano Amarù, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2015. The EPFL combinational benchmark suite. In Int’l Workshop on Logic and Synthesis.
2. Polynomial-Time T-Depth Optimization of Clifford+T Circuits Via Matroid Partitioning
3. A Meet-in-the-Middle Algorithm for Fast Synthesis of Depth-Optimal Quantum Circuits
4. Estimating the Cost of Generic Quantum Pre-image Attacks on SHA-2 and SHA-3
5. David Archer Victor Arribas Abril Pieter Maene Nele Mertens Danilo Sijacic and Nigel Smart. ‘Bristol Fashion’ MPC circuits. Retrieved on Dec. 2021 from https://homes.esat.kuleuven.be/nsmart/MPC/.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献