Affiliation:
1. Technische Universität Dresden, Chair of Adaptive Dynamic Systems, Dresden, Germany
2. Electronics Department/IES Lab, German University in Cairo/TU Darmstadt, Darmstadt, Egypt/Germany
Abstract
The near-memory computing (NMC) paradigm has transpired as a promising method for overcoming the memory wall challenges of future computing architectures. Modern systems integrating 3D-stacked DRAM memory can be leveraged to prevent unnecessary data movement between the main memory and the CPU. FPGA vendors have started introducing 3D memories to their products in an effort to remain competitive on bandwidth requirements of modern memory-intensive applications. Recent NMC proposals target various types of data processing workloads such as graph processing, MapReduce, sorting, machine learning, and database analytics.
In this article, we conduct a literature survey on previous proposals of NMC systems on FPGAs integrated with 3D memories. By leveraging the high bandwidth offered from such memories together with specifically designed hardware, FPGA architectures have become a competitor to GPU solutions in terms of speed and energy efficiency. Various FPGA-based NMC designs have been proposed with software and hardware optimization methods to achieve high performance and energy efficiency. Our review investigates various aspects of NMC designs such as platforms, architectures, workloads, and tools. We identify the key challenges and open issues with future research directions.
Funder
German Research Foundation (“Deutsche Forschungsgemeinschaft”)
Publisher
Association for Computing Machinery (ACM)
Reference112 articles.
1. AWS. [n. d.]. AWS F1 instances. Retrieved from aws.amazon.com/ec2/instance-types/f1/.
2. Baidu. [n. d.]. Baidu FPGA instances. Retrieved from https://cloud.baidu.com/product/fpga.html.
3. A scalable processing-in-memory accelerator for parallel graph processing
4. Application-Transparent Near-Memory Processing Architecture with Memory Channel Network
5. James A. Ang Brian W. Barrett Kyle B. Wheeler and Richard C. Murphy. 2010. Introducing the graph 500. Cray Users Group (CUG) 19 (2010) 45–74.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. A Near-Memory Dynamically Programmable Many-Core Overlay;2023 IEEE 16th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2023-12-18
2. Performance Estimation and Prototyping of Reconfigurable Near-Memory Computing Systems;2023 33rd International Conference on Field-Programmable Logic and Applications (FPL);2023-09-04
3. ISVABI: In-Storage Video Analytics Engine with Block Interface;Proceedings of the 24th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems;2023-06-13
4. Toward Energy-Efficient Sparse Matrix-Vector Multiplication with near STT-MRAM Computing Architecture;Proceedings of the 28th Asia and South Pacific Design Automation Conference;2023-01-16
5. TAPRE-HBM: Trace-Based Processor Rapid Emulation Using HBM on FPGAs;Applied Reconfigurable Computing. Architectures, Tools, and Applications;2023