1. J. Kim and S. Cho , “ A time-based analog-to-digital converter using a multi-phase voltage controlled oscillator ,” in 2006 IEEE International Symposium on Circuits and Systems , Kos, Greece , pp. 3934– 3937 , 2006 . J. Kim and S. Cho, “A time-based analog-to-digital converter using a multi-phase voltage controlled oscillator,” in 2006 IEEE International Symposium on Circuits and Systems, Kos, Greece, pp. 3934–3937, 2006.
2. A Time-Domain Comparator Based Skipping-Window SAR ADC
3. A Second-Order Purely VCO-Based CT $\Delta\Sigma$ ADC Using a Modified DPLL Structure in 40-nm CMOS
4. Linearization Through Dithering: A 50 MHz Bandwidth, 10-b ENOB, 8.2 mW VCO-Based ADC
5. Design and Analysis of 4-bit 1.2GS/s Low Power CMOS Clocked Flash ADC