Affiliation:
1. Sandia National Labs, Albuquerque, NM
2. New Mexico State University, Las Cruces, NM
3. University of Maryland, College Park, MD
Abstract
As supercomputers grow, understanding their behavior and performance has become increasingly challenging. New hurdles in scalability, programmability, power consumption, reliability, cost, and cooling are emerging, along with new technologies such as 3D integration, GP-GPUs, silicon-photonics, and other "game changers". Currently, they HPC community lacks a unified toolset to evaluate these technologies and design for these challenges.
To address this problem, a number of institutions have joined together to create the Structural Simulation Toolkit (SST), an open, modular, parallel, multi-criteria, multi-scale simulation framework. The SST includes a number of processor, memory, and network models. The SST has been used in a variety of network, memory, and application studies and aims to become the standard simulation framework for designing and procuring HPC systems.
Publisher
Association for Computing Machinery (ACM)
Subject
Computer Networks and Communications,Hardware and Architecture,Software
Reference38 articles.
1. BOOST C++ Libraries. http://www.boost.org. BOOST C++ Libraries. http://www.boost.org.
2. Mantevo Project Home Page. https://software.sandia.gov/mantevo/. Mantevo Project Home Page. https://software.sandia.gov/mantevo/.
3. Annual energy review 2007. DOE/EIA-0384(2007). Annual energy review 2007. DOE/EIA-0384(2007).
4. HPC challenge awards competition. April 2010. HPC challenge awards competition. April 2010.
5. Extending the Monte Carlo Processor Modeling Technique: Statistical Performance Models of the Niagara 2 Processor
Cited by
182 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A Hybrid Machine Learning Method for Cross-Platform Performance Prediction of Parallel Applications;Proceedings of the 53rd International Conference on Parallel Processing;2024-08-12
2. NeuraChip: Accelerating GNN Computations with a Hash-based Decoupled Spatial Accelerator;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29
3. HADES: Hardware-Assisted Distributed Transactions in the Age of Fast Networks and SmartNICs;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29
4. The Dataflow Abstract Machine Simulator Framework;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29
5. Devastator: A Scalable Parallel Discrete Event Simulation Framework for Modern C++;Proceedings of the 38th ACM SIGSIM Conference on Principles of Advanced Discrete Simulation;2024-06-24