Affiliation:
1. University of Padova, Padova, Italy
2. University of Padova
Abstract
A framework is proposed for the design and analysis of network-oblivious algorithms, namely algorithms that can run unchanged, yet efficiently, on a variety of machines characterized by different degrees of parallelism and communication capabilities. The framework prescribes that a network-oblivious algorithm be specified on a parallel model of computation where the only parameter is the problem’s input size, and then evaluated on a model with two parameters, capturing parallelism granularity and communication latency. It is shown that for a wide class of network-oblivious algorithms, optimality in the latter model implies optimality in the decomposable bulk synchronous parallel model, which is known to effectively describe a wide and significant class of parallel platforms. The proposed framework can be regarded as an attempt to port the notion of obliviousness, well established in the context of cache hierarchies, to the realm of parallel computation. Its effectiveness is illustrated by providing optimal network-oblivious algorithms for a number of key problems. Some limitations of the oblivious approach are also discussed.
Funder
University of Padova
European Research Council
MIUR of Italy under project AMANDA
Publisher
Association for Computing Machinery (ACM)
Subject
Artificial Intelligence,Hardware and Architecture,Information Systems,Control and Systems Engineering,Software
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Processor-Aware Cache-Oblivious Algorithms✱;50th International Conference on Parallel Processing;2021-08-09
2. Balanced Partitioning of Several Cache-Oblivious Algorithms;Proceedings of the 32nd ACM Symposium on Parallelism in Algorithms and Architectures;2020-07-06
3. A Lower Bound Technique for Communication in BSP;ACM Transactions on Parallel Computing;2018-04-27
4. Bounding Cache Miss Costs of Multithreaded Computations Under General Schedulers;Proceedings of the 29th ACM Symposium on Parallelism in Algorithms and Architectures;2017-07-24
5. Two-level main memory co-design: Multi-threaded algorithmic primitives, analysis, and simulation;Journal of Parallel and Distributed Computing;2017-04