1. Cache Based Remote Timing Attack on the AES;Aciiçmez Onur;CT-RSA,2007
2. Performance Counters to Rescue: A Machine Learning based safeguard against Micro-architectural Side-Channel-Attacks;Alam Manaar;IACR Cryptology ePrint Archive,2017
3. ARM. 2007. PL310 Cache Controller Technical Reference Manual. https://developer.arm.com/docs/ddi0246/a. ARM. 2007. PL310 Cache Controller Technical Reference Manual. https://developer.arm.com/docs/ddi0246/a.
4. ARM. 2012. Cortex-A9 MPCore Technical Reference Manual. https://developer.arm.com/docs/ddi0407/i. ARM. 2012. Cortex-A9 MPCore Technical Reference Manual. https://developer.arm.com/docs/ddi0407/i.
5. ARM. 2012. Cortex-A9 Technical Reference Manual. https://developer.arm.com/docs/ddi0388/latest. ARM. 2012. Cortex-A9 Technical Reference Manual. https://developer.arm.com/docs/ddi0388/latest.