The Power-optimised Software Envelope
-
Published:2019-09-30
Issue:3
Volume:16
Page:1-27
-
ISSN:1544-3566
-
Container-title:ACM Transactions on Architecture and Code Optimization
-
language:en
-
Short-container-title:ACM Trans. Archit. Code Optim.
Author:
Roberts Stephen I.1,
Wright Steven A.2ORCID,
Fahmy Suhaib A.3,
Jarvis Stephen A.3
Affiliation:
1. Arm Ltd., UK
2. University of York, UK
3. University of Warwick, UK
Abstract
Advances in processor design have delivered performance improvements for decades. As physical limits are reached, refinements to the same basic technologies are beginning to yield diminishing returns. Unsustainable increases in energy consumption are forcing hardware manufacturers to prioritise energy efficiency in their designs. Research suggests that software modifications may be needed to exploit the resulting improvements in current and future hardware. New tools are required to capitalise on this new class of optimisation.
In this article, we present the Power Optimised Software Envelope (POSE) model, which allows developers to assess the potential benefits of power optimisation for their applications. The POSE model is metric agnostic and in this article, we provide derivations using the established Energy-Delay Product metric and the novel Energy-Delay Sum and Energy-Delay Distance metrics that we believe are more appropriate for energy-aware optimisation efforts. We demonstrate POSE on three platforms by studying the optimisation characteristics of applications from the Mantevo benchmark suite. Our results show that the Pathfinder application has very little scope for power optimisation while TeaLeaf has the most, with all other applications in the benchmark suite falling between the two.
Finally, we extend our POSE model with a formulation known as System Summary POSE—a meta-heuristic that allows developers to assess the scope a system has for energy-aware software optimisation independent of the code being run.
Funder
Energy-Efficiency Tools for High-Performance Multi- and Many-core Applications
AWE William Penney Fellow
University of Warwick and Allinea Software Ltd.
UK Technology Strategy Board project
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Information Systems,Software
Reference42 articles.
1. 2012. Advanced Micro Devices. BIOS and Kernel Developer’s Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors. Retrieved from https://www.amd.com/system/files/TechDocs/42301_15h_Mod_00h-0Fh_BKDG.pdf. 2012. Advanced Micro Devices. BIOS and Kernel Developer’s Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors. Retrieved from https://www.amd.com/system/files/TechDocs/42301_15h_Mod_00h-0Fh_BKDG.pdf.
2. Validity of the single processor approach to achieving large scale computing capabilities
3. A new energy aware performance metric
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Power Analysis of NERSC Production Workloads;Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis;2023-11-12
2. A Minimally Intrusive Approach for Automatic Assessment of Parallel Performance Scalability of Shared-Memory HPC Applications;Electronics;2022-02-23
3. Incorporating energy efficiency measurement into CI\CD pipeline;2021 2nd European Symposium on Software Engineering;2021-11-19
4. Understanding power variation and its implications on performance optimization on the Cori supercomputer;2021 International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS);2021-11
5. FPGA‐based HPC accelerators: An evaluation on performance and energy efficiency;Concurrency and Computation: Practice and Experience;2021-08-22