Affiliation:
1. University of California, Riverside, California
2. Pacific Northwest National Laboratory, Richland, Washington
Abstract
Ever-growing performance of supercomputers nowadays brings demanding requirements of energy efficiency and resilience, due to rapidly expanding size and duration in use of the large-scale computing systems. Many application/architecture-dependent parameters that determine energy efficiency and resilience individually have causal effects with each other, which directly affect the trade-offs among performance, energy efficiency and resilience at scale. To enable high-efficiency management for large-scale High-Performance Computing (HPC) systems nowadays, quantitatively understanding the entangled effects among performance, energy efficiency, and resilience is thus required. While previous work focuses on exploring energy-saving and resilience-enhancing opportunities separately, little has been done to theoretically and empirically investigate the interplay between energy efficiency and resilience at scale. In this article, by extending the Amdahl’s Law and the Karp-Flatt Metric, taking resilience into consideration, we quantitatively model the integrated energy efficiency in terms of performance per Watt and showcase the trade-offs among typical HPC parameters, such as number of cores, frequency/voltage, and failure rates. Experimental results for a wide spectrum of HPC benchmarks on two HPC systems show that the proposed models are accurate in extrapolating resilience-aware performance and energy efficiency, and capable of capturing the interplay among various energy-saving and resilience factors. Moreover, the models can help find the optimal HPC configuration for the highest integrated energy efficiency, in the presence of failures and applied resilience techniques.
Funder
DOE/ASCR Beyond Standard Model Project
Pacific Northwest National Laboratory
SZSTI basic research program
NSF
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Information Systems,Software
Reference54 articles.
1. Energy-efficient cache design using variable-strength error-correcting codes
2. Reducing Energy Consumption of Dense Linear Algebra Operations on Hybrid CPU-GPU Platforms
3. AMD. 2012. BIOS and Kernel Developers Guide (BKDG) for AMD Family 10h Processors. Retrieved from http://developer.amd.com/wordpress/media/2012/10/31116.pdf. AMD. 2012. BIOS and Kernel Developers Guide (BKDG) for AMD Family 10h Processors. Retrieved from http://developer.amd.com/wordpress/media/2012/10/31116.pdf.
4. Validity of the single processor approach to achieving large scale computing capabilities
5. ArchLinux. 2015. CPUFreq - CPU Frequency Scaling. Retrieved from https://wiki.archlinux.org/index.php/CPU_frequency_scaling. ArchLinux. 2015. CPUFreq - CPU Frequency Scaling. Retrieved from https://wiki.archlinux.org/index.php/CPU_frequency_scaling.
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献