Affiliation:
1. Seoul National University, Seoul
Abstract
Memory devices often consume more energy than microprocessors in current portable embedded systems, but their energy consumption changes significantly with the type of transaction, data values, and access timing, as well as depending on the total number of transactions. These variabilities mean that an innovative tool and framework are required to characterize modern memory devices running in embedded system architectures.
We introduce an energy measurement and characterization platform for memory devices, and demonstrate an application to multilevel-cell (MLC) flash memories, in which we discover significant value-dependent programming energy variations. We introduce an energy-aware data compression method that minimizes the flash programming energy, rather than the size of the compressed data, which is formulated as an entropy coding with unequal bit-pattern costs. Deploying a probabilistic approach, we derive energy-optimal bit-pattern probabilities and expected values of the bit-pattern costs which are applicable to the large amounts of compressed data typically found in multimedia applications. Then we develop an energy-optimal prefix coding that uses integer linear programming, and construct a prefix-code table. From a consideration of Pareto-optimal energy consumption, we can make tradeoffs between data size and programming energy, such as a 41% energy savings for a 52% area overhead.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference41 articles.
1. Intel StrataFlash memory technology overview;Atwood G.;Intel Tech. J.,1997
2. Energy aware lossless data compression
3. Wattch
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Nanogap-Engineerable Electromechanical System for Ultralow Power Memory;Advanced Science;2017-12-03
2. An Endurance-Aware Metadata Allocation Strategy for MLC NAND Flash Memory Storage Systems;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2016-04
3. A high-level model of embedded flash energy consumption;Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems;2014-10-12
4. An Efficient Non-Linear Cost Compression Algorithm for Multi Level Cell Memory;IEEE Transactions on Computers;2014-04
5. Energy and Performance Optimization of Demand Paging With OneNAND Flash;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2008-11