Affiliation:
1. University of California, Los Angeles
Abstract
This work discusses hardware architectural support for domain-specific accelerator-rich CMPs. First, we present a hardware resource management scheme for sharing of loosely coupled accelerators and arbitration of multiple requesting cores. Second, we present a mechanism for accelerator virtualization. This allows multiple accelerators to efficiently compose a larger virtual accelerator out of multiple smaller accelerators, as well as to collaborate as multiple copies of a simple accelerator. All of this work is supported by a fully automated simulation tool-chain for both accelerator generation and management. We present the applicability of our approach to four different application domains: medical imaging, commercial, computer vision, and navigation. Our results demonstrate large performance improvements and energy savings over a software implementation. We also show additional improvements that result from enhanced load balancing and simplification of the communication between the core and the arbitration mechanism.
Funder
C-FAR
Division of Graduate Education
Semiconductor Research Corporation
Division of Computing and Communication Foundations
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Software
Cited by
16 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. RELIEF: Relieving Memory Pressure In SoCs Via Data Movement-Aware Accelerator Scheduling;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02
2. Hardware Implementation of RF Spectral Convergence System on DASH SoC;2023 57th Asilomar Conference on Signals, Systems, and Computers;2023-10-29
3. The DASH SoC: Enabling the Next Generation of Multi-Function RF Systems;2022 56th Asilomar Conference on Signals, Systems, and Computers;2022-10-31
4. Technological Advances to Facilitate Spectral Convergence;2021 55th Asilomar Conference on Signals, Systems, and Computers;2021-10-31
5. Maximizing the Serviceability of Partially Reconfigurable FPGA Systems in Multi-tenant Environment;Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays;2020-02-23