MAB-BMC: A Formal Verification Enhancer by Harnessing Multiple BMC Engines Together

Author:

Ghosh Devleena1ORCID,Ghosh Sumana1ORCID,Banerjee Ansuman1ORCID,Gajavelly Raj Kumar2ORCID,Surendran Sudhakar3ORCID

Affiliation:

1. Computer and Communication Sciences Division, Indian Statistical Institute, Kolkata, India

2. IBM Systems India, Bangalore, India

3. Texas Instruments (India) Pvt. Ltd., Bangalore, India

Abstract

In recent times, Bounded Model Checking (BMC) engines have gained wide prominence in formal verification. Different BMC engines exist, differing in their optimization, representations and solving mechanisms used to represent and navigate the underlying state transition of the given design to be verified. The objective of this article is to examine if combinations of BMC engines can help to combine their strengths. We propose an approach that can create a sequencing of BMC engines that can reach better depth in formal verification, as opposed to executing them alone for a specified time. Our approach uses machine learning, specifically, the Multi-Armed Bandit paradigm of reinforcement learning, to predict the best-performing BMC engine for a given unrolling depth of the underlying circuit design. We evaluate our approach on a set of benchmark designs from the Hardware Model Checking Competition (HWMCC) benchmarks and show that it outperforms the state-of-the-art BMC engines in terms of the depth reached or time taken to deduce a property violation. The synthesized BMC engine sequences reach better depths than HWMCC results and the state-of-the-art technique, super_deep, for more than 80% of the cases. It also outperforms single engine runs for more than 92% of the cases where a property violation is not found within a given time duration. For designs where property violations are found within the given time duration, the synthesized sequences found the property violation in a lesser time than HWMCC for all the designs and outperformed both super_deep and single engine runs for more than 87% of the designs.

Funder

Semiconductor Research Corporation

Publisher

Association for Computing Machinery (ACM)

Reference32 articles.

1. 2015. Hardware Model Checking Competition 2015 (HWMCC’15). (2015). https://fmv.jku.at/hwmcc15/

2. 2017. Hardware Model Checking Competition 2017 (HWMCC’17). (2017). https://fmv.jku.at/hwmcc17/

3. 2023. System Verilog. (2023). https://www.systemverilog.in/

4. Glucose: A solver that predicts learnt clauses quality;Audemard Gilles;SAT Competition,2009

5. The Nonstochastic Multiarmed Bandit Problem

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3