Affiliation:
1. Computer and Communication Sciences Division, Indian Statistical Institute, Kolkata, India
2. IBM Systems India, Bangalore, India
3. Texas Instruments (India) Pvt. Ltd., Bangalore, India
Abstract
In recent times, Bounded Model Checking (BMC) engines have gained wide prominence in formal verification. Different BMC engines exist, differing in their optimization, representations and solving mechanisms used to represent and navigate the underlying state transition of the given design to be verified. The objective of this article is to examine if combinations of BMC engines can help to combine their strengths. We propose an approach that can create a sequencing of BMC engines that can reach better depth in formal verification, as opposed to executing them alone for a specified time. Our approach uses machine learning, specifically, the Multi-Armed Bandit paradigm of reinforcement learning, to predict the best-performing BMC engine for a given unrolling depth of the underlying circuit design. We evaluate our approach on a set of benchmark designs from the Hardware Model Checking Competition (HWMCC) benchmarks and show that it outperforms the state-of-the-art BMC engines in terms of the depth reached or time taken to deduce a property violation. The synthesized BMC engine sequences reach better depths than HWMCC results and the state-of-the-art technique, super_deep, for more than 80% of the cases. It also outperforms single engine runs for more than 92% of the cases where a property violation is not found within a given time duration. For designs where property violations are found within the given time duration, the synthesized sequences found the property violation in a lesser time than HWMCC for all the designs and outperformed both super_deep and single engine runs for more than 87% of the designs.
Funder
Semiconductor Research Corporation
Publisher
Association for Computing Machinery (ACM)
Reference32 articles.
1. 2015. Hardware Model Checking Competition 2015 (HWMCC’15). (2015). https://fmv.jku.at/hwmcc15/
2. 2017. Hardware Model Checking Competition 2017 (HWMCC’17). (2017). https://fmv.jku.at/hwmcc17/
3. 2023. System Verilog. (2023). https://www.systemverilog.in/
4. Glucose: A solver that predicts learnt clauses quality;Audemard Gilles;SAT Competition,2009
5. The Nonstochastic Multiarmed Bandit Problem