Affiliation:
1. Neuromorphic AI Lab, Rochester Institute of Technology, Rochester, New York
Abstract
Hierarchical temporal memory (HTM) is a biomimetic sequence memory algorithm that holds promise for invariant representations of spatial and spatio-temporal inputs. This article presents a comprehensive neuromemristive crossbar architecture for the spatial pooler (SP) and the sparse distributed representation classifier, which are fundamental to the algorithm. There are several unique features in the proposed architecture that tightly link with the HTM algorithm. A memristor that is suitable for emulating the HTM synapses is identified and a new Z-window function is proposed. The architecture exploits the concept of synthetic synapses to enable potential synapses in the HTM. The crossbar for the SP avoids dark spots caused by unutilized crossbar regions and supports rapid on-chip training within two clock cycles. This research also leverages plasticity mechanisms such as neurogenesis and homeostatic intrinsic plasticity to strengthen the robustness and performance of the SP. The proposed design is benchmarked for image recognition tasks using Modified National Institute of Standards and Technology (MNIST) and Yale faces datasets, and is evaluated using different metrics including entropy, sparseness, and noise robustness. Detailed power analysis at different stages of the SP operations is performed to demonstrate the suitability for mobile platforms.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference44 articles.
1. Subutai Ahmad and Jeff Hawkins. 2015. Properties of sparse distributed representations and their application to hierarchical temporal memory. arXiv preprint arXiv:1503.07469. Subutai Ahmad and Jeff Hawkins. 2015. Properties of sparse distributed representations and their application to hierarchical temporal memory. arXiv preprint arXiv:1503.07469.
2. Experimental study of gradual/abrupt dynamics of HfO2-based memristive devices
3. Learning a Spatially Smooth Subspace for Face Recognition
4. Memristor-The missing circuit element
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. An Overview of the Hierarchical Temporal Memory Accelerators;Artificial Intelligence Applications and Reconfigurable Architectures;2023-02-10
2. Synergistic Effect of Adaptive Synapse Arrangement and Column-based Decoder in Cortical Learning Algorithm;2022 Joint 12th International Conference on Soft Computing and Intelligent Systems and 23rd International Symposium on Advanced Intelligent Systems (SCIS&ISIS);2022-11-29
3. A New Hierarchical Temporal Memory Algorithm Based on Activation Intensity;Computational Intelligence and Neuroscience;2022-01-24
4. Memristive Circuit Design of Quantized Convolutional Auto-Encoder;IEEE Transactions on Emerging Topics in Computational Intelligence;2022
5. Memristor crossbar architectures for implementing deep neural networks;Complex & Intelligent Systems;2021-07-20