1. Y. Y. S. Gummalla, C.-C. Wang, C. Chakrabarti, and Y. Cao. 2010. Random variability modeling and its impact on scaled CMOS circuits. Journal of Computational Electronics, vol. 9, no. 3--4, pp. 108--113.
2. M. Meissner and L. Hedrich. 2015. FEATS: Framework for Explorative Analog Topology Synthesis. IEEE Trans. Comput. -Aided Design Integr. Circuits Syst., vol. 34, no. 2, pp. 213--226.
3. R. Póvoa, I. Bastos, N. Lourenço, and N. Horta. 2016. Automatic synthesis of RF front-end blocks using multi-objective evolutionary techniques. Integration, the VLSI Journal, vol. 52, no. 1, pp. 243--252.
4. F. Silveira, D. Flandre, and P. G. A. Jespers. 1996. A gm/ID Based Methodology for the Design of CMOS Analog Circuits and Its Application to the Synthesis of a Silicon-on-Insulator Micropower OTA. IEEE J. Solid-State Circuits, vol. 31, no. 9, pp. 1314--1319.
5. C. A. C. Coello, G. B. Lamont and D. A. V. Veldhuizen. 2007. Evolutionary Algorithms for Solving Multi-Objective Problems. NY: Springer-Verlag.