Time for Reactive System Modeling-Reference-Cited by-同舟云学术

Time for Reactive System Modeling

Published:2016 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 24th International Conference on Real-Time Networks and Systems - RTNS '16
language:
Short-container-title:

Author:

Fuhrmann Insa¹,Broman David²,von Hanxleden Reinhard¹,Schulz-Rosengarten Alexander¹

Affiliation:

1. Kiel University, Department of Computer Science, Kiel, Germany

2. KTH Royal Institute of Technology, Stockholm, Sweden

Publisher

ACM Press

Reference29 articles.

1. F. L. Baccelli, G. Cohen, G. J. Olsder, and J.-P. Quadrat. Synchronisation and Linearity. John Wiley & Sons, 1992.

2. A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. L. Guernic, and R. de Simone. The Synchronous Languages Twelve Years Later. In Proc. IEEE, Special Issue on Embedded Systems, volume 91, pages 64--83, Piscataway, NJ, USA, Jan. 2003. IEEE.

3. G. Bernat, R. Davis, N. Merriam, J. Tuffen, A. Gardner, M. Bennett, and D. Armstrong. Identifying opportunities for worst-case execution time reduction in an avionics system. Ada User Journal, 28(3):189--195, 2007.

4. M. Boldt, C. Traulsen, and R. von Hanxleden. Worst case reaction time analysis of concurrent reactive programs. Electronic Notes in Theoretical Computer Science, 203(4):65--79, June 2008. Proceedings of the International Workshop on Model-Driven High-Level Programming of Embedded Systems (SLA++P'07), March 2007, Braga, Portugal.

5. P. Caspi, D. Pilaud, N. Halbwachs, and J. A. Plaice. Lustre: a declarative language for programming synchronous systems. In Proceedings of the 14th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages (POPL'87), pages 178--188, Munich, Germany, 1987. ACM.

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Hard Real Time Demonstrator for Dynamic Ticks and Timed SCCharts;2020 Forum for Specification and Design Languages (FDL);2020-09-15

2. Synthesizing manually verifiable code for statecharts;Proceedings of the 5th ACM SIGPLAN International Workshop on Reactive and Event-Based Languages and Systems;2018-11-04

3. Scalable and precise estimation and debugging of the worst-case execution time for analysis-friendly processors: a comeback of model checking;International Journal on Software Tools for Technology Transfer;2018-06-11

4. A Model Driven Approach for Cardiac Pacemaker Design Using a PRET Processor;2017 IEEE 20th International Symposium on Real-Time Distributed Computing (ISORC);2017-05