Affiliation:
1. University of California, Los Angeles
Abstract
We study the minimum-cost bounded-skew routing tree problem under the pathlength (linear) and Elmore delay models. This problem captures several engineering tradeoffs in the design of routing topologies with controlled skew. Our bounded-skew routing algorithm, called the BST/DME algorithm, extends the DME algorithm for exact zero-skew trees via the concept of
a merging region
. For a
prescribed topology
, BST/DME constructs a bounded-skew tree (BST) in two phases: (i) a bottom-up phase to construct a binary tree of merging regions which represent the loci of possible embedding points of the internal nodes, and (ii) a top-down phase to determine the exact locations of the internal nodes. We present two approaches to construct the merging regions: (i) the
Boundary Merging and Embedding
(BME) method which utilizes merging points that are restricted to the
boundaries
of merging regions, and (ii) the
Interior Merging and Embedding
(IME) algorithm which employs a sampling strategy and a dynamic programming-based selection technique to consider merging points that are
interior
to, as well as on the boundary of, the merging regions. When the topology is not prescribed, we propose a new
Greedy
-BST/DME algorithm which combines the merging region computation with topology generation. The Greedy-BST/DME algorithm very closely matches the best known heuristics for the zero-skew case and for the unbounded-skew case (i.e., the Steiner minimal tree problem). Experimental results show that our BST algorithms can produce a set of routing solutions with smooth skew and wire length tradeoffs.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference33 articles.
1. Near-optimal critical sink routing tree constructions
2. An edge-based heuristic for Steiner routing;BORAH M.;IEEE Trans. on Comput.-Aided Des. Int. Circ. and Syst.,1994
3. Zero skew clock routing with minimum wirelength;CHAO T.-H.;IEEE Trans. on Circ. and Syst.,1992
Cited by
65 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. iPD: An Open-source intelligent Physical Design Toolchain;2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC);2024-01-22
2. A Hierarchical Clock Network Synthesis Method for 3D Integrated Circuits with Obstacle Avoidance;2023 International Symposium of Electronics Design Automation (ISEDA);2023-05-08
3. An Effective Cost-Skew Tradeoff Heuristic for VLSI Global Routing;2023 24th International Symposium on Quality Electronic Design (ISQED);2023-04-05
4. Synchronization in VLSI;Graphs in VLSI;2022-06-30
5. QuCTS – single flux Quantum Clock Tree Synthesis;Graphs in VLSI;2022-06-30