Affiliation:
1. University of California, Santa Barbara
Abstract
We propose a novel computing approach, dubbed "Race Logic", in which information, instead of being represented as logic levels, as is done in conventional logic, is represented as a timing delay. Under this new information representation, computations can be performed by observing the relative propagation times of signals injected into the circuit (i.e. the outcome of races). Race Logic is especially suited for solving problems related to the
Funder
Division of Computer and Network Systems
Division of Computing and Communication Foundations
Hellman Family Foundation Fellowship
Publisher
Association for Computing Machinery (ACM)
Reference31 articles.
1. K. K. Parhi. VLSI Digital Signal Processing Systems: Design and Implementation. John Wiley & Sons Inc. New York NY 1999. K. K. Parhi. VLSI Digital Signal Processing Systems: Design and Implementation. John Wiley & Sons Inc. New York NY 1999.
2. Quantum annealing with manufactured spins
3. Customizable Domain-Specific Computing
4. Dark silicon and the end of multicore scaling
Cited by
15 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Triangle Counting in the Temporal Domain;Proceedings of the 29th ACM/IEEE International Symposium on Low Power Electronics and Design;2024-08-05
2. An energy-efficient 32-bit bit-parallel superconducting SFQ specialized processor;Superconductivity;2024-06
3. Carat: Unlocking Value-Level Parallelism for Multiplier-Free GEMMs;Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2;2024-04-27
4. High area efficiency binary neural processing elements with time-domain signals using SFQ circuits;Superconductor Science and Technology;2024-03-14
5. PaST-NoC: A Packet-Switched Superconducting Temporal NoC;IEEE Transactions on Applied Superconductivity;2023-08