A parallel branch-and-cut approach for detailed placement

Author:

Cauley Stephen1,Balakrishnan Venkataramanan1,Hu Y. Charlie1,Koh Cheng-Kok1

Affiliation:

1. Purdue University, Northwestern Ave., IN

Abstract

We introduce a technique that utilizes distributing computing resources for the efficient optimization of a traditional physical design problem. Specifically, we present a detailed placement strategy designed to exploit distributed computing environments, where the additional computing resources are employed in parallel to improve the optimization time. A Mixed Integer Programming (MIP) model and branch-and-cut optimization strategy are employed to solve the standard cell placement problem. By exploiting the problem structure, our algorithm improves upon the solutions afforded by existing optimization algorithms. First, an efficient batch-branching technique can eliminate several integer decision variables during each step of the optimization procedure. This batch-branching scheme can be performed serially or in parallel. In addition, custom cutting-planes are shown to significantly reduce the run time for optimizations as they efficiently refine the feasible region in order to quickly produce integer solutions. Our serial branch-and-cut strategies allow for significant reductions in wirelength, relative to the state-of-the-art commercial software package CPLEX, assuming a fixed allotment of time. Furthermore, we show that distributed computing resources can be used to significantly reduce the time required to achieve reductions in wirelength.

Funder

Semiconductor Research Corporation

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference14 articles.

1. Applegate D. Bixby R. Chvatal V. and Cook W. 1995. Finding cutis in the TSP (a preliminary report). Tech. rep. DIMACS Tchnical Report 95--05. Mar. Applegate D. Bixby R. Chvatal V. and Cook W. 1995. Finding cutis in the TSP (a preliminary report). Tech. rep. DIMACS Tchnical Report 95--05. Mar.

2. mPL6

3. Multilevel generalized force-directed method for circuit placement

4. NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints

5. A faster implementation of APlace

Cited by 7 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Detailed Placement for Dedicated LUT-Level FPGA Interconnect;ACM Transactions on Reconfigurable Technology and Systems;2022-12-09

2. Parallel computational optimization in operations research: A new integrative framework, literature review and research directions;European Journal of Operational Research;2020-11

3. Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths;2020 30th International Conference on Field-Programmable Logic and Applications (FPL);2020-08

4. Unsteady computational fluid dynamics analysis of the hydrodynamic instabilities in a reversible Francis turbine used in a storage plant;Heliyon;2019-09

5. Optimal Batch Plants Design on Parallel Systems: A Comparative Study;2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2019-05

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3