Cross Processor Cache Attacks-Reference-Cited by-同舟云学术

Cross Processor Cache Attacks

Published:2016-05-30 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 11th ACM on Asia Conference on Computer and Communications Security
language:
Short-container-title:

Author:

Irazoqui Gorka¹,Eisenbarth Thomas¹,Sunar Berk¹

Affiliation:

1. Worcester Polytechnic Institute, Worcester, MA, USA

Funder

National Science Foundation

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/2897845.2897867

Reference40 articles.

1. An introduction to the QuickPath Interconnect. http://www.intel.com/content/dam/doc/white-paper/quick-path-interconnect-introduction-paper.pdf. An introduction to the QuickPath Interconnect. http://www.intel.com/content/dam/doc/white-paper/quick-path-interconnect-introduction-paper.pdf.

2. Fix Flush and Reload in RSA. https://lists.gnupg.org/pipermail/gnupg-announce/2013q3/000329.html. Fix Flush and Reload in RSA. https://lists.gnupg.org/pipermail/gnupg-announce/2013q3/000329.html.

3. HyperTransport Technology white paper. http://www.hypertransport.org/docs/wp/ht_system_design.pdf. HyperTransport Technology white paper. http://www.hypertransport.org/docs/wp/ht_system_design.pdf.

4. Increasing Performance and Introducing CoreLink CCI-500. https://community.arm.com/groups/processors/blog/2015/02/03/extended-system-coherency--part-3--corelink-cci-500. Increasing Performance and Introducing CoreLink CCI-500. https://community.arm.com/groups/processors/blog/2015/02/03/extended-system-coherency--part-3--corelink-cci-500.

5. Intel QuickPath Architecture. http://www.intel.com/pressroom/archive/reference/whitepaper_QuickPath.pdf. Intel QuickPath Architecture. http://www.intel.com/pressroom/archive/reference/whitepaper_QuickPath.pdf.

Cited by 75 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Non-Fusion Based Coherent Cache Randomization Using Cross-Domain Accesses;Proceedings of the 19th ACM Asia Conference on Computer and Communications Security;2024-07

2. TLTracer: Dynamically Detecting Cache Side Channel Attacks with a Timing Loop Tracer;ICC 2024 - IEEE International Conference on Communications;2024-06-09

3. Timing Side-channel Attacks and Countermeasures in CPU Microarchitectures;ACM Computing Surveys;2024-04-09

4. ZeroShield: Transparently Mitigating Code Page Sharing Attacks With Zero-Cost Stand-By;IEEE Transactions on Information Forensics and Security;2024

5. MARF: A Memory-Aware CLFLUSH-Based Intra- and Inter-CPU Side-Channel Attack;Lecture Notes in Computer Science;2024