Affiliation:
1. University of California - San Diego
2. ST Microelectronics
Abstract
Exploiting thread level parallelism is paramount in the multicore era. Transactions enable programmers to expose such parallelism by greatly simplifying the multi-threaded programming model. Virtualized transactions (unbounded in space and time) are desirable, as they can increase the scope of transactions' use, and thereby further simplify a programmer's job. However, hardware support is essential to support efficient execution of unbounded transactions. In this paper, we introduce
Page-based Transactional Memory
to support unbounded transactions. We combine transaction bookkeeping with the virtual memory system to support fast transaction conflict detection, commit, abort, and to maintain transactions' speculative data.
Publisher
Association for Computing Machinery (ACM)
Subject
Computer Graphics and Computer-Aided Design,Software
Cited by
19 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Safety Hints for HTM Capacity Abort Mitigation;2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2023-02
2. Migration in Hardware Transactional Memory on Asymmetric Multiprocessor;IEEE Access;2021
3. Dynamic Task-based Intermittent Execution for Energy-harvesting Devices;ACM Transactions on Sensor Networks;2020-02-29
4. SSP;Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture;2019-10-12
5. Multiversioned Page Overlays: Enabling Faster Serializable Hardware Transactional Memory;2019 28th International Conference on Parallel Architectures and Compilation Techniques (PACT);2019-09