1. Reducing power consumption in FPGAs by pipelining
2. Yves Bertot and Pierre Castéran . 2013. Interactive theorem proving and program development: Coq’Art: the calculus of inductive constructions . Springer Science & Business Media . Yves Bertot and Pierre Castéran. 2013. Interactive theorem proving and program development: Coq’Art: the calculus of inductive constructions. Springer Science & Business Media.
3. Thomas Braibant. 2011. Coquet: a Coq library for verifying hardware. (2011). https://hal.inria.fr/inria-00611757 working paper or preprint. Thomas Braibant. 2011. Coquet: a Coq library for verifying hardware. (2011). https://hal.inria.fr/inria-00611757 working paper or preprint.
4. Formal Verification of Hardware Synthesis
5. Edmund M. Clarke and E. Allen Emerson . 1982. Design and synthesis of synchronization skeletons using branching time temporal logic . In Logics of Programs , Dexter Kozen (Ed.). Springer Berlin Heidelberg , Berlin, Heidelberg , 52–71. https://doi.org/10.1007/BFb0025774 10.1007/BFb0025774 Edmund M. Clarke and E. Allen Emerson. 1982. Design and synthesis of synchronization skeletons using branching time temporal logic. In Logics of Programs, Dexter Kozen (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 52–71. https://doi.org/10.1007/BFb0025774